module heartbeat(
        input   i_clk,
        input   i_rst,
        output  o_heartbeat
);

reg     [27:0]  cnt;

always @(posedge i_clk) begin
        if (i_rst) cnt <= 0;
        else cnt <= cnt+1;
end

assign o_heartbeat = cnt[27];

endmodule
